

Fig. 2: Motivational Examples

array structure and the PE design for CNNs. For each  $PE_{x,y}$ , it receives the input features from  $PE_{x-1,y}$  or  $IB$  (input buffer) as well as the weights from  $PE_{x,y-1}$  or  $WB$  (weight buffer) and sums up the partial products by an accumulator. It also shifts the input features to  $PE_{x+1,y}$  and the weights to  $PE_{x,y+1}$ . Besides, it sends the results received from  $PE_{x+1,y}$  and the ones computed by itself to  $PE_{x+1,y}$  or  $OB$  (output buffer) using a multiplexer. For detailed information about the computation of the systolic array cycle by cycle, please refer to [6]. This implementation has two main advantages to achieve a high performance. On the one hand, each PE transmits the data horizontally and vertically to its neighboring PEs, and all the PEs process the data flowing through them in parallel. This deeply pipelined structure is suitable for massive parallelism and increases the first term on the right-hand side of Equation (1). On the other hand, only the boundary PEs of the array require communicating with memory. This simple communication structure avoids large fan-out interconnects by using local connections between adjacent PEs, which decreases the global data transfers and offers the possibility for a high frequency and performance.

### B. Timing Issues in Systolic Array-based CNN

The simple communication structure of systolic array shows a great potential to solve timing issues and obtain a high frequency. However, existing FPGA CAD tools fail to synthesize and layout this regular structure in good quality, so that the frequency is lower than expected. For example, we implement a systolic design with  $4 \times 4$  PEs in Xilinx Vivado 2017.2 with the timing optimization options as in the Xilinx Vivado Design Suite User Guide UG904, such as `-hold_fix` and `-fanout_opt`. After examining the layout and the critical paths of this design, we find the implementation has mainly two issues:

- *Long data path caused by the accumulation inside a PE.* Figure 2a shows the schematic and the layout of one typical critical path of the design. This critical path consists of four DSPs, and each DSP performs a multiply-accumulate operation. The cascaded accumulation forms a long data path and lowers the frequency.
- *Distorted layout of the regular systolic array structure.* Figure 2b shows the layout of the systolic array after placement. Different colors highlight different PEs. And we draw the topology of the systolic array on top of the layout. It is obviously that the layout loses the benefits of the regular structure after placement. The PEs are not




Fig. 3: Different implementations

```

PE_MAC(a, b, outputQueue,
        MAC_reg, current_index) {
    //the number of MAC segments
    NMAC = I/u;
    assign DSP#8 as accum_MAC[1..NMAC]
#pragma HLS array_partition \
    variable=accum_tmp complete
    for (int i=0; i<NMAC; i++) {
#pragma HLS UNROLL
        accum_MAC[i] = MAC_reg[i];
        for (int j=0; j<u; j++) {
            accum_MAC[i] += a[i*u+j]*b[i*u+j];
        }
        transfer accum_MAC to MAC_reg,
        and clear MAC_Reg[current_index]
        push accum_MAC[current_index] to outputQueue
    }
}

```

(a) Primitive design (b) Segmented design

Fig. 4: Different PE designs of MAC

aligned into an array structure, and the distorted layout worsens the timing issue.

The detailed reasons of these two timing issues will be discussed in Section III. And we will also propose several techniques for frequency optimization.

## III. FREQUENCY IMPROVING METHODS

In this section, we present our frequency improvement techniques for systolic array-based neural networks. The front-end method reduces the length of the DSP chains inside a PE, and the back-end method imposes extra floorplanning constraints to avoid the distorted layout across PEs.

### A. Front-end method

We first analyze and eliminate the issue for long DSP chains in Section II-B. A PE has a high demand in the computational resources, such as DSPs. DSP resources are not uniformly distributed on an FPGA device but are distributed in columns. Therefore, DSPs in a single PE could be placed across columns or take place in a single column after placement (see Figure 2b). In the typical accumulation implementation, DSPs are organized as an accumulation chain (see Figure 3a). This architecture uses cascaded DSPs, and has a long combinational data path that prevents a high frequency.

We propose to reduce the length of the accumulation chain in high-level designs at the front-end to resolve this problem. The original DSP accumulation chain computes the following quantity:

$$S_i = \sum_{j=1}^{I} a_{i,j} \times b_{i,j}, \quad (2)$$

where  $I$  is the length of the accumulation,  $\mathbf{a}_i, \mathbf{b}_i$  are the  $i$ -th input batch, and  $S_i$  is the returned result from the output queue. We transform this equation into:

$$S_i = \sum_{j=1}^{I/u} S'_{i,j} = \sum_{j=1}^{I/u} \left( \sum_{k=1+(j-1) \times I/u}^{k < j \times I/u} a_{i,k} \times b_{i,k} \right), \quad (3)$$

where we partition the accumulation chain into several parts  $S'_{i,j}$ , and  $u$  is the segment factor.  $S'_{i,j}$  represents the summation of the  $j$ -th segmentation of  $\mathbf{a}_i \times \mathbf{b}_i$ . We use  $I/u$  cycles to complete the summation  $S_i = \sum S'_{i,j}$ , and every cycle we use MUX to select



TABLE I: Comparison to state-of-the-art implementations (Latency: microsecond, Throughput: GOPS)

Impl.	[2]	[4]	[5]	[6]			Ours	
FPGA	Xilinx VC709	Arria10 GX 1150	Arria10 GX 1150	Arria10 GX 1150			Xilinx KCU1500	
CNN	VGG	VGG	VGG	AlexNet	VGG	VGG	AlexNet	VGG
Frequency	150MHz	150MHz	385MHz	239.62MHz	221.65MHz	231.85MHz	290MHz	298MHz
Precision	fixed 16bit	fixed 8-16bit	fixed 16bit	float 32bit	float 32bit	fixed 8-16bit	fixed 8-16bit	fixed 8-16bit
DSP utilization	2833 (78%)	1518 (100%)	2756 (91%)	1290 (85%)	1340 (88%)	1500 (49%)	1386 (26%)	1368 (25%)
BRAM utilization	1248 (42%)	1900 (70%)	1450 (54%)	2360 (86%)	2455 (90%)	1668 (61%)	1692 (78%)	1634 (76%)
Latency	65.13	47.97	17.18	4.05	54.12	26.85	2.22	21.04
Throughput	354	645.25	1790	360.4	460.5	1171.3	830	1495

TABLE II: Frequency and resource utilization

Configurations	Freq.	BRAM	DSP	FF	LUT
(11,14,8),baseline	193MHz	78%	26%	23%	38%
(8,19,8),baseline	198MHz	76%	25%	22%	36%
(11,14,8), $u = 2$	241MHz	78%	26%	25%	41%
(8,19,8), $u = 2$	247MHz	76%	25%	25%	40%
(11,14,8), $u = 1$	290MHz	78%	26%	26%	43%
(8,19,8), $u = 1$	298MHz	76%	25%	26%	43%

### B. Environment Setup and Experimental Results

In our experiments, we use Xilinx’s FPGA CAD tools, including Xilinx Vivado 2017.2, Xilinx HLS 2017.2, and Xilinx SDx 2017.2, all with default optimization options. For higher frequency, we create microblaze- and DDR4-based projects in Xilinx Vivado, using IPs generated by Xilinx HLS. We use Xilinx Kintex UltraScale FPGA KCU1500 Evaluation Kit as the evaluation board. We implement widely-used AlexNet and VGG16 networks. We use 8-bit fixed data type for weights and 16-bit fixed data type for pixels.

We mainly compare our results with [6] to prove our frequency optimization’s effectiveness. We maintain the configurations used in for AlexNet and VGG, which are ( $R = 11, C = 14, I = 8$ ) and ( $R = 8, C = 19, I = 8$ ), to control the variables. We first implement the un-optimized baseline version on our Xilinx KCU1500 board and apply our optimization to verify the frequency. This comparison can show the effect of our optimization directly. In our implementation, buffer size is determined by the real required memory bandwidth. The comparison results are listed in Table II. Frequency is improved by 50% on average, using Xilinx KCU1500 board. We only list the optimization designs with  $u = 1$  because of sufficient resources. The overall comparison of CNN designs are demonstrated in Table I.

The overall comparison shows that our optimization improves the frequency by 28.5% on VGG case, which directly increases the throughput by 27.6% and reduce the latency by 21.6%. The latency here means the time need for processing once image. The design in [5] is implemented by low-level HDL (System Verilog). This ensures high frequency, but makes it depend on specific CNN models, and hard to be reused again.

The different of improvement on frequency in Table II and I is because the implementations are on different FPGA boards. Arria10 is manufactured by Intel using 20nm technology, and KCU1500 is produced by Xilinx using 20nm technology as well. However, the DSP units of Arria10 and KCU1500 may have different computational power.

### V. CONCLUSION

In this paper, we analyze the causes in the FPGA CAD tools that prevent a high-quality systolic array designs for CNN accelerators. We also analyze how frequency optimization affects the attainable performance and point out that frequency is still effective for performance improvement even when a design reaches the memory bound. We propose two effective techniques at the front-end and the back-end of the FPGA CAD flow to improve the frequency. Evaluation results show that our methods can improve the frequency by  $1.29\times$  and attain 1.5TOP/S on the Xilinx KCU1500 platform.

### ACKNOWLEDGMENT

This work is partly supported by Beijing Municipal Science and Technology Program under Grant No. Z181100008918015, Beijing Natural Science Foundation under Grant No. L172004, and National Natural Science Foundation of China (NSFC) under Grant 61520106004.

### REFERENCES

- [1] C. Zhang, P. Li, G. Sun, Y. Guan, B. Xiao, and J. Cong, “Optimizing FPGA-based accelerator design for deep convolutional neural networks,” in *FPGA*, 2015.
- [2] C. Zhang, Z. Fang, P. Pan, P. Pan, and J. Cong, “Caffeine: Towards uniformed representation and acceleration for deep convolutional neural networks,” in *ICCAD*, 2016.
- [3] U. Aydonat, S. O’Connell, D. Capalija, A. C. Ling, and G. R. Chiu, “An OpenCL deep learning accelerator on Arria 10,” in *FPGA*, 2017.
- [4] Y. Ma, Y. Cao, S. Vrudhula, and J.-s. Seo, “Optimizing loop operation and dataflow in FPGA acceleration of deep convolutional neural networks,” in *FPGA*, 2017.
- [5] J. Zhang and J. Li, “Improving the performance of OpenCL-based FPGA accelerator for convolutional neural network,” in *FPGA*, 2017.
- [6] X. Wei, C. H. Yu, P. Zhang, Y. Chen, Y. Wang, H. Hu, Y. Liang, and J. Cong, “Automated systolic array architecture synthesis for high throughput cnn inference on FPGAs,” in *DAC*, 2017.
- [7] J. Cong, P. Wei, C. H. Yu, and P. Zhou, “Latte: Locality aware transformation for high-level synthesis,” in *FCCM*, 2018.
- [8] E. Nurvitadhi, G. Venkatesh, J. Sim, D. Marr, R. Huang, J. O. G. Hock, Y. T. Liew, K. Srivatsan, D. Moss, and S. Subhaschandra, “Can FPGAs beat GPUs in accelerating next-generation deep eural networks?” in *FPGA*, 2017.
- [9] H. T. Kung and C. E. Leiserson, “Systolic arrays (for VLSI),” *Proc Sparse Matrix Conf*, pp. 256–282, 1978.
- [10] N. P. Jouppi, C. Young, N. Patil, D. Patterson, G. Agrawal, R. Bajwa, S. Bates, S. Bhatia, N. Boden, and A. Borchers, “In-datacenter performance analysis of a tensor processing unit,” in *ISCA*, 2017.
- [11] C. Xu, W. Zhang, and G. Luo, “Analyzing the impact of heterogeneous blocks on FPGA placement quality,” in *FPT*, 2014.